VHDL: Single-Port ROM

This example describes a 256-bit x 8-bit single-port ROM design with one address port for read operations in VHDL. Synthesis tools are able to detect ROM designs in the HDL code and automatically infer the altsyncram or lpm_rom megafunctions depending on the target device architecture.

Figure 1. Single-Port ROM Top-Level Diagram

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

 

Table 1. Single-Port ROM Port Listing

Port Name

Type

Description

addr[7:0]

Input

8-bit read address

clk

Input

Clock input

q[7:0]

Output

8-bit data output

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.