This example describes a parameterized single clock synchronous 16-bit x 8-bit RAM with separate read and write addresses in VHDL. Synthesis tools detect single port RAM designs in HDL code and infer
altdpram megafunctions depending on target device architecture.
Table 1. Single Clock Synchronous RAM Port Listing
These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.