VHDL: Signed Multiplier-Accumulator

This example describes an 8-bit signed multiplier-accumulator design with registered I/O ports and a synchronous load input in VHDL. Synthesis tools are able to detect multiplier-accumulator designs in the HDL code and automatically infer the altmult_accum megafunction or map the logic to DSP blocks in the target device architecture.

Figure 1. Signed Multiply-Accumulator Top-Level Diagram

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Table 1. Signed Multiplier-Accumulator Port Listing

Port NameTypeDescription
a[7:0], b[7:0]Input8-bit registered data inputs
clkInputClock input
sloadInputSynchronous load input
accum_out[15:0]Output16-bit output

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.