This example describes a 64-bit x 8-bit dual clock synchronous RAM design with separate read and write addresses in VHDL. Synthesis tools are able to detect RAM designs in HDL code and automatically infer the
altdpram megafunctions depending on the target device architecture.
Table 1. Dual Clock Synchronous RAM Port Listing
These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.