VHDL: Counter with Asynchronous Reset

This example describes an 8-bit counter with asynchronous reset input design in VHDL.

Figure 1. Counter with Asynchronous Reset Top-Level Diagram

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.

Table 1. Counter with Asynchronous Reset Port Listing

Port NameTypeDescription
clkInputClock input
resetInputAsynchronous reset
enableInputCount enable
q[7:0]Output8-bit counter output

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.