This example implements a clocked bidirectional pin in Verilog HDL. The value of
OE determines whether
bidir is an input, feeding in
inp, or a tri-state, driving out the value
For more information on using this example in your project, go to:
module bidirec (oe, clk, inp, outp, bidir); // Port Declaration input oe; input clk; input [7:0] inp; output [7:0] outp; inout [7:0] bidir; reg [7:0] a; reg [7:0] b; assign bidir = oe ? a : 8'bZ ; assign outp = b; // Always Construct always @ (posedge clk) begin b <= bidir; a <= inp; end endmodule
Design Example Disclaimer
The use of this design example is governed by, and subject to the terms and conditions of the Intel® Design Example License Agreement.
These design examples may only be used within Intel FPGA devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.