Verilog HDL: Interfacing 400-MHz QDR II+ SRAM in a Stratix IV FPGA

This design demonstrates a Stratix® IV device interfacing with 18-bit wide QDR II+ SRAM running at 400 MHz.

The design features advanced I/O timing, board trace models, and the SignalTap® II logic analyzer in Quartus® II software. It is mapped to the Stratix IV GX Development Kit.

A walkthrough of the process is described in External Memory Interface Handbook Volume 6, Section II UniPHY Design Tutorial (PDF). Please refer to the Using QDR II and QDR II+ SRAM in Arria II, Stratix III, Stratix IV, and Stratix V Devices chapter for the full design guidelines and flow.

This design includes Tcl files for:

Download the files used in this example:

Related Links

Design Examples Disclaimer

The use of this design example is governed by, and subject to the terms and conditions of the Intel Design Example License Agreement.

These design examples may only be used within Intel FPGA devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.