CDC-200/300 Customizable Display Controllers
Block Diagram
Segments:
Supported Device Family:
Solution Type:
Overview
CDC-200 and CDC-300 (http://tes-dst.com/tes-dst/index.php/graphics-rendering/cdc-200-300?innerpage_style=1) are fully Customizable Display Controller IPs supporting the OpenWF display API specification. A number of features can be configured both at synthesis time and at run time. In this way the display controller can be adapted for e.g. systems with limited features targeting special applications or for an generic feature set with more flexibility. At compile time, the most important configuration options are input formats, number of layers, alpha blending technique and (for CDC-300) the scaling option. The maximum number of input layers only depends on the bus bandwidth and timing constraints. CDC-200/300 can support AMBA APB and AHB/AXI as well as the Intel® AVALON bus interface. The controller provides a digital RGB signal with video data and signals for horizontal/vertical blank and synchronization as output.
IP Quality Metrics
| Basic | |
|---|---|
| Year IP was first released | 2011 |
| Latest version of Quartus supported | 13.1 |
| Altera Customer Use | |
| IP has been successfully implemented in production with at least one customer | Y |
| Deliverables | |
Customer deliverables include the following:
|
Y |
| Any additional customer deliverables provided with IP | Sample driver and example programs |
| Parameterization GUI allowing end user to configure IP | Y |
| IP core is enabled for OpenCore Plus Support | Y |
| Source language | VHDL |
| Testbench language | VHDL |
| Software drivers provided | Y |
| Driver OS support | bare metal, Linux |
| Implementation | |
| User Interface | AXI; Avalon-MM; Other: AMBA APB |
| IP-XACT Metadata included | N |
| Verification | |
| Simulators supported | Modeltech ModelSim, Cadence NCSim |
| Hardware validated | Y. Altera Board Name NEEK, VEEK-MT, VEEK-MT C5 SoC |
| Industry standard compliance testing performed | Y |
| If yes, which test(s)? | Spyglass, Cadence HAL |
| If yes, on which Altera device(s)? | CIII, CIV, CV |
| If Yes, date performed | 09/30/2011 |
| Interoperability | |
| IP has undergone interoperability testing | Y |
| Interoperability reports available | N |
Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.