SD UHS-II Host Controller

Block Diagram

Solution Type: IP Core

End Market: Automotive, Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireline

Evaluation Method: OpenCore Plus

Technology: Memory Interfaces and Controllers: Flash

Arria Series: Arria® V

Cyclone Series: Cyclone® IV, Cyclone® V

MAX Series: Intel® MAX® 10, MAX® V

Stratix Series: Stratix® IV, Stratix® V


SLS's SD UHS-II Host Controller is a ultra high speed, SD 3.0 & UHS-II Addendum v1.02 specification compliant IP that addresses your needs for removable storage in a wide range of applications. IP Core is backward compatible with legacy SD interface and provides connectivity with removable storage media, including all types of SD cards. The SD UHS-II Host interface is based on a standard 32-bit Avalon bus which is used to transfer data and configure the IP, hence allows easy integration for Intel® Platform Designer (formerly Qsys) systems. IP Core can be configured for the multiple device compatibility, various internal buffer sizes, High/low speed range, Full or Half duplex mode, Legacy SD or UHS-II interface selection. The functionality of the IP Core has been verified using Intel® ModelSim and SLS USB3.0 Development Board for it's high speed performance and backward compatibility. The IP Core's register based high performance architecture employs power management techniques, making it ideal for low-power applications


  • Supports High Speed interface with data rate up to 156 MB/s for Full Duplex mode and 312 MB/s for 2-Lane Half Duplex mode
  • Supports Full Duplex and 2-Lane Half Duplex interface
  • Uses SLI30481 PHY chip for Physical layer, Supports 8 bit and 16 bit PHY interface
  • Supports Point to Point for Single UHS-II device and Ring topology for supporting Multiple UHS-II devices
  • Compliant with UHS-II Addendum v1.02, Compliant with SD 3.0 specification

Device Utilization and Performance


Getting Started

1. Request an Evaluation version with License from An email send to download the IP Core and the license file to compile the Intel® Quartus Prime II design.3. The IP Core installs documents including tutorial, software guide, reference design, Nios® II driver and examples, Windows driver and examples and testing applications.4. Integrate and test in your design.5. Reference documents are also available at any question or support, contact at

IP Quality Metrics

Year IP was first released2015
Latest version of Quartus supported15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customerN

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Any additional customer deliverables provided with IP
Nios II Example Files
Parameterization GUI allowing end user to configure IPY
IP core is enabled for OpenCore Plus SupportY
Source language
Testbench languageVerilog
Software drivers providedY
Driver OS supportNone
User InterfaceAvalon-MM
IP-XACT Metadata includedN
Simulators supportedAltera ModelSim
Hardware validated Y. Altera Board Name
Industry standard compliance testing performed
If No, is it planned?Y
IP has undergone interoperability testing
Interoperability reports available  N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.