Ethernet MAC 10/100

Block Diagram

Solution Type: IP Core

End Market: Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireline

Evaluation Method: OpenCore Plus

Technology: Interface Protocols: Ethernet

Arria Series: Arria® V

Cyclone Series: Cyclone® IV, Cyclone® V

Stratix Series: Stratix® IV, Stratix® V

Segments: 

Supported Device Family: 

Solution Type: 

Overview

The Ethernet MAC 10/100 IP is designed for implementation of CSMA/CD in accordance with the IEEE 802.3 and 802.3u standards. The core is a 10/100 Media Access Controller (MAC) for Intel® FPGA devices that supports half and full duplex modes. The core connects to any industry standard ethernet PHY device via MII (Media Independent Interface for 10/100 Mbps applications) and to a user application via the Avalon bus interface.The core has been optimized for popular FPGA devices and its functionality has been verified on the real hardware. It is provided as Intel Quartus® Prime II Mega Function (Intel Platform Designer, formerly Qsys, ready component) and integrates easily into any Qsys generated system using Nios® II Avalon bus.

Features

  • Performs MAC layer function as per IEEE 802.3 and Ethernet standard
  • Collision detection and auto re-transmitting on collision in half duplex mode (CSMA/CD protocol)
  • IEEE 802.3 Media Independent Interface(MII), Complete status for TX/RX packets, 32 bit CRC generation and checking
  • Flow control and generation of control frames in full duplex mode (IEEE 802.3x)
  • Supports full duplex and half duplex modes, Supports 10/100 Mbps speed

Device Utilization and Performance

Refer http://www.slscorp.com/ip-cores/communication/ethernet-mac-10100.html

Getting Started

1. Request an Evaluation version with License from http://www.slscorp.com/licensing/ip-licensing.html.2. An email send to download the IP Core and the license file to compile theIntel® Quartus PRime II design.3. The IP Core installs documents including tutorial, software guide, reference design, Nios II driver and examples, Windows driver and examples and testing applications.4. Integrate and test in your design.5. Reference documents are also available at http://www.slscorp.com/downloads/category/118.htmlFor any question or support, contact at support@slscorp.com.

IP Quality Metrics

Basic
Year IP was first released2006
Latest version of Quartus supported15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customerY
Deliverables

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Y
Any additional customer deliverables provided with IP
Nios II example file
Parameterization GUI allowing end user to configure IPY
IP core is enabled for OpenCore Plus SupportY
Source language
Verilog
Testbench languageVerilog
Software drivers providedY
Driver OS supportAny
Implementation
User InterfaceAvalon-MM
IP-XACT Metadata includedN
Verification
Simulators supportedAltera ModelSim
Hardware validated Y. Altera Board Name http://www.slscorp.com/products/development-boards/corecommander.html, http://www.slscorp.com/produc
Industry standard compliance testing performed
N
If No, is it planned?Y
Interoperability
IP has undergone interoperability testing
N
Interoperability reports available  N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.