Channelized Multi-Port 1/10G Ethernet MAC

Block Diagram

Solution Type: IP Core

End Market: Broadcast, Computer & Storage, Consumer, Industrial, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: OpenCore Plus, Source Code

Technology: Interface Protocols: Ethernet

Arria Series: Intel® Arria® 10, Intel® Arria® 10 SoC

Stratix Series: Stratix® V


This IP core is a high performance Multi-port 1 / 10-Gbps Ethernet media access controller (MAC). The core is designed using timeslice techniques resulting in extremely efficient area and resource utilization compared to standard solutions.The number of ports is flexible and can easily be customized as required. Standard number of port supported are 4, 8 and 16 ports at 1-Gbps and 2, 4 and 8 ports at 10-Gbps.


  • Multi-port Ethernet MAC supporting 1GbE and 10GbE
  • Highly optimized implementation resulting in very low gate count and high timing margin, even on slowest FPGA speed grade
  • Standard GMII and XGMII interfaces between MAC and PCS
  • Programmable Tx and Rx path VLAN detection (Programmable TPID, stacked VLAN)
  • Configurable statistics vector and collector on transmit and receive MAC/PCS data

Device Utilization and Performance

Area (1) / Performances: LUTs FFs BRAM Latency [ns]4 x 1-GbE\t2,664\t3,150\t2\t 280ns8 x 1-GbE\t3,620\t3,816\t2\t 260ns16 x 1-GbE\t6,024\t6,746\t2\t 424ns2 x 10-GbE\t3,529\t3,707\t2\t 108ns4 x 10-GbE\t5,576\t5,628\t2\t 172ns8 x 10-GbE\t10,579\t9,269\t10\t 238nsNote: timing margin > 20% (Stratix®-V slowest speed grade)

Getting Started

Verification IP - UVM based with associated test casesProduct documentation, register mapping, SW drivers.

IP Quality Metrics

Year IP was first released2016
Latest version of Quartus supported15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customerN

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Any additional customer deliverables provided with IP
Optional Verification IP
Parameterization GUI allowing end user to configure IPN
IP core is enabled for OpenCore Plus SupportY
Source language
Testbench languageVerilog
Software drivers providedY
Driver OS supportLinux
User InterfaceOther: Channelizez data bus
IP-XACT Metadata includedN
Simulators supportedMentor Graphics (Modelsim, Questa)
Hardware validated N. Altera Board Name HiTech Global: HTG-S5-PCIE-A7
Industry standard compliance testing performed
If No, is it planned?Y
IP has undergone interoperability testing
Interoperability reports available  N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.