From Macnica, Inc.

Request Evaluation

Documentation

V-by-One HS IP

Block Diagram

Solution Type: IP Core

End Market: Consumer

Evaluation Method: OpenCore Plus

Technology: Interface Protocols

Arria Series: Intel® Arria® 10, Arria® V, Arria® V SoC

Cyclone Series: Cyclone® IV, Cyclone® V, Cyclone® V SoC

Stratix Series: Stratix® IV, Stratix® V

Overview

V-by-One HS IP is an IP to achieve V-by-One HS high-speed video interface technology. V-by-One HS is a standard for next-generation high-speed interface technology developed by THine Electronics for image and video equipment requiring higher frame rates and higher resolutions. Implementing the V-by-One HS IP in Intel FPGA reduces the number of signals compared with conventional LVDS interfaces, which greatly reduces product cost.

Features

Achieves 4-Gbps maximum transmission rate per lane
Supports custom video formats as well as VESA, SMPTE, and other standardized formats
Supports flexible multi-lane designs in accordance with user's total transmission rate requirement
Self-check function (FieldBET) to test connectivity between transmitter and receiver IPs

Device Utilization and Performance

Refer to https://www.m-pression.com/solutions/hardware/v-by-one-hs-fpga-solution

Getting Started

Refer to https://www.m-pression.com/solutions/hardware/v-by-one-hs-fpga-solution

IP Quality Metrics

Basic
Year IP was first released	2013
Latest version of Quartus supported	16.0
Altera Customer Use
IP has been successfully implemented in production with at least one customer	Y
Deliverables
Customer deliverables include the following: Design file (encrypted source code or post-synthesis netlist) Simulation model for ModelSim Altera edition Timing and/or layout constraints Testbench or design example Documentation with revision control Readme file	Y
Parameterization GUI allowing end user to configure IP	N
IP core is enabled for OpenCore Plus Support	Y
Source language	Verilog
Testbench language	Verilog
Software drivers provided	N
Driver OS support	No
Implementation
User Interface	Other: Original
IP-XACT Metadata included	N
Verification
Simulators supported	ModelSim/QuestaSim
Hardware validated	Y. Altera Board Name Cyclone IV GX Devkit/Stratix IV Devkit/Arria V GX Starterkit/Nitro/Stratix V Devkit/Arria 10 GX Dev
Industry standard compliance testing performed	N
If No, is it planned?	N
Interoperability
IP has undergone interoperability testing	N
Interoperability reports available	N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.

Find more DSN members

Find more DSN IP

Find more DSN boards