DSPIS - Serial Peripheral Interface Slave
Block Diagram

Overview
The DSPIS is a fully configurable SPI slave device, designated to operate with passive devices, like memories, LCD drivers etc. It allows you to configure polarity and phase of serial clock signal SCK. A serial clock line (SCK) synchronizes information shifting and sampling on the two independent serial data lines. Moreover, the data is simultaneously transmitted and received. The DSPIS system is flexible enough to interface directly with numerous standard product peripherals from several manufacturers. The clock control logic (CLK/4) allows a selection of clock polarity and a choice of two fundamentally different clocking protocols to accommodate most available synchronous serial peripheral devices. The DSPIS allows the SPI Master to communicate with passive devices.
Features
- Full duplex synchronous serial data transfer; Slave operation; Automatic read and write operations
- Automatic address incrementation after any data portion transfer; Configurable address and data length
- Configurable SCK phase and polarity; Supports speeds up 1/4 of system clock
- Simple interface allows easy connection to passive devices and SPI Master; Four transfer formats supported
- Simple interface allows easy connection to microcontrollers; Fully synthesizable; Static synchronous design
IP Quality Metrics
Basic | |
---|---|
Year IP was first released | 2003 |
Latest version of Quartus supported | 15.1 |
Altera Customer Use | |
IP has been successfully implemented in production with at least one customer | Y |
Deliverables | |
Customer deliverables include the following:
|
Y |
Any additional customer deliverables provided with IP | TBD |
Parameterization GUI allowing end user to configure IP | Y |
IP core is enabled for OpenCore Plus Support | Y |
Source language | Verilog; VHDL |
Testbench language | Verilog; VHDL |
Software drivers provided | Y |
Driver OS support | TBD |
Implementation | |
User Interface | AXI; Avalon-MM |
IP-XACT Metadata included | N |
Verification | |
Simulators supported | ModelSim |
Hardware validated | Y. Altera Board Name DE1, DE2 |
Industry standard compliance testing performed | N |
If No, is it planned? | Y |
Interoperability | |
IP has undergone interoperability testing | N |
Interoperability reports available | N |
Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.