DCAN FD - Configurable CAN Bus Controller with Flexible Data-Rate

Block Diagram

Solution Type: IP Core

End Market: Automotive, Consumer, Industrial, Military

Evaluation Method: OpenCore Plus

Technology: Processors and Peripherals: Peripherals

Arria Series: Intel® Arria® 10, Arria® V, Intel® Arria® 10 SoC, Arria® V SoC

Cyclone Series: Cyclone® IV, Cyclone® V, Cyclone® V SoC

MAX Series: Intel® MAX® 10, MAX® V

Stratix Series: Intel® Stratix® 10, Stratix® V


The DCAN FD is a standalone controller for the Controller Area Network (CAN), widely used in automotive and industrial applications. The DCAN FD has been designed in accordance to ISO 11898-1:2015. It conforms to: - Bosch CAN 2.0B specification (2.0B Active) and - CAN FD (flexible data-rate). Sophisticated error detection functions, which increase communication reliability and unique fault confinement, what guarantees network-wide data consistency have decided about CAN’s popularity. Because of its fundamental role in all aspects of security and safety, trustworthy implementations are crucial. That’s why Digital Core Design developed unique IP Core, which delimits the highest quality standards. The improved protocol overcomes standard CAN limits: data can be transmitted faster than with 1 Mbit/s and the payload (data field) is up to 64 byte long and limited to 8 byte anymore. When only one node is transmitting, the bit-rate can be increased, because no nodes need to be synchronized.


  • Designed in accordance to ISO 11898-1:2015; Supports CAN 2.0B and CAN FD frames; Support up to 64 bytes data frames
  • Flexible data-rates supported; 8/16/32-bit CPU slave interface with small or big endianness; Simple interface allows easy connection to CPU
  • Supports both standard (11-bit identifier) and extended (29 bit identifier) frames; Data rate up to 8 Mbps; Hardware message filtering
  • 128 byte receive FIFO and transmit buffer; Overload frame is generated on FIFO overflow; Normal & Listen Only Mode;
  • Single Shot transmission; Ability to abort transmission; Readable error counters; Last Error Code; Fully synthesizable

Device Utilization and Performance

Sample utilization and performance results for MAX 10 are as follows: LE/ALM: 2787| Memory Bytes: 134 | Speed grade: -6 For more results please refer to the datasheet.

Getting Started

For more information about free evaluation license (available for any selected FPGA) or commercial product, please contact us at: aleads@dcd.pl | +48 32 2828266 | www.dcd.pl

IP Quality Metrics

Year IP was first released2016
Latest version of Quartus supported18.0
Altera Customer Use
IP has been successfully implemented in production with at least one customerY

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Any additional customer deliverables provided with IP
Parameterization GUI allowing end user to configure IPY
IP core is enabled for OpenCore Plus SupportY
Source language
Verilog; VHDL
Testbench languageVerilog; VHDL
Software drivers providedY
Driver OS supportTBD
User InterfaceAXI; Avalon-MM
IP-XACT Metadata includedN
Simulators supportedModelSim
Hardware validated Y. Altera Board Name DE1, DE2
Industry standard compliance testing performed
If No, is it planned?Y
IP has undergone interoperability testing
Interoperability reports available  Y

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Intel® or its affiliates. Intel® and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.