IEEE 802.3bj Reed-Solomon Encoder + Decoder
Block Diagram

Overview
The Creonic AWGN Channel IP is a noise generator ca-pable of processing up to a maximum of 512 symbolsin parallel. The IP was developed with the aim of allow-ing the performance evaluation of a digital communica-tion system in the presence of Additive White GaussianNoise. The emphasis is on evaluating systems with lowbit error rates. Unlike a software-based AWGN gener-ator, which might take several hours and even days forthe stated purpose, a hardware-based AWGN generatorrequires significantly less time. Run-time is reduced byseveral orders of magnitude.
IP Quality Metrics
Basic | |
---|---|
Year IP was first released | 2019 |
Latest version of Quartus supported | 18.0 |
Altera Customer Use | |
IP has been successfully implemented in production with at least one customer | Y |
Deliverables | |
Customer deliverables include the following:
|
Y |
Parameterization GUI allowing end user to configure IP | N |
IP core is enabled for OpenCore Plus Support | N |
Source language | VHDL |
Testbench language | VHDL |
Software drivers provided | N |
Driver OS support | n/a |
Implementation | |
User Interface | AXI |
IP-XACT Metadata included | N |
Verification | |
Simulators supported | ModelSim, RivieraPro |
Hardware validated | N. Altera Board Name NULL |
Industry standard compliance testing performed | N |
If No, is it planned? | Y |
Interoperability | |
IP has undergone interoperability testing | N |
Interoperability reports available | NULL |
Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Intel® or its affiliates. Intel® and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.