From Creonic

Request Evaluation

Documentation

100 Gbit/s IEEE 802.3bj RS Encoder/ Decoder

Block Diagram

Solution Type: IP Core

End Market: Broadcast, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: OpenCore Plus

Technology: DSP: Error Detection and Correction

Arria Series: Intel® Arria® 10, Arria® V, Intel® Arria® 10 SoC, Arria® V SoC

Cyclone Series: Cyclone® IV, Cyclone® V, Cyclone® V SoC

Stratix Series: Stratix® IV, Stratix® V

Overview

IEEE 802.3bj was developed in response to the rapid growth of server, network and internet traffic. The standard meets the need for higher data rates over backplanes and copper cables for 100 Gbit/s throughput.

Features

- Compliant with IEEE802.3bj, Clause 91
- Support for KR4 (528,514), KP4 (544,514) Reed-Solomon (RS) Codes
- Corrects up to seven (KR4) or up to 15 (KP4) errorenous symbols

Device Utilization and Performance

100 Gbit/s coded throughput at 625 MHz. Decoding latency of 92.8 ns at 625 MHz. Latency of 1.6 ns at 625 MHz in bypass mode. Bit Error Rate 10-11 at 8.8 dB at 8.8 dB (EB/N0) Block Error Rate 10-8 at 8.7 dB at 8.7 dB (EB/N0)

Getting Started

Please contact Creonic Sales Team!

IP Quality Metrics

Basic
Year IP was first released	2015
Latest version of Quartus supported	15.1
Altera Customer Use
IP has been successfully implemented in production with at least one customer	Y
Deliverables
Customer deliverables include the following: Design file (encrypted source code or post-synthesis netlist) Simulation model for ModelSim Altera edition Timing and/or layout constraints Testbench or design example Documentation with revision control Readme file	Y
Any additional customer deliverables provided with IP	no
Parameterization GUI allowing end user to configure IP	N
IP core is enabled for OpenCore Plus Support	Y
Source language	VHDL
Testbench language	VHDL
Software drivers provided	N
Driver OS support	n/a
Implementation
User Interface	Other: proprietary
IP-XACT Metadata included	N
Verification
Simulators supported	ModelSim, RivieraPRO
Hardware validated	N. Altera Board Name NULL
Industry standard compliance testing performed	N
If No, is it planned?	Y
Interoperability
IP has undergone interoperability testing	N
Interoperability reports available	N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Altera or its affiliates. Altera and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.

Find more DSN members

Find more DSN IP

Find more DSN boards