ID:21185 DSP block WYSIWYG primitive "<name>" port "<name>" and port "<name>" register should not be driven by different clock sources

CAUSE: The specified DSP block WYSIWYG primitive uses different clocks to drive 2 registers that are connected to the preadder.

ACTION: Change the clock parameter to the same for the affected ports clock.