ID:11123 Atoms "<div_name>" and "<ipa_name>" must be connected to the same DQS configuration atom.

CAUSE: Clock dividers and their associated input phase alignment atoms is not connected to the same DQS configuration atom.

ACTION: Edit the RTL to ensure that the clock dividers and their associated input phase alignment blocks use the same DQS configuration atom.