ID:15477 The LVDS clock and the DPA clock frequency of SERDES receiver atom "<name>" must be the same
CAUSE: The specified SERDES receiver atom has a clock0 input port whose frequency should be same as the DPA clock frequency.
ACTION: Modify the design so that the clock0 input port of the SERDES receiver has the same frequency as the DPA clock frequency.