ID:22261 An LVDS IP reference clock fed by a cascaded PLL. Connect the LVDS IP core reference clock to an input buffer.

CAUSE: Your design contains an LVDS IP reference clock fed by a cascaded PLL.

ACTION: Connect the LVDS IP core reference clock to an input buffer.