ID:14048 WYSIWYG flipflop primitive "<name>" must have <name> port fed by VCC if <name> port is used

CAUSE: The specified WYSIWYG flipflop primitive uses its aload port, but its asdata port is fed by a non-VCC signal. Either both ports must be disconnected or the asdata port must be fed by a VCC signal.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.