ID:18621 WYSIWYG RAM Primitive "<name>" mixed port read during write cannot set "<name>" when enable_coherent_read is true.

CAUSE: You have specified an illegal value for mixed port feed through mode.

ACTION: Modify the design and set mixed port feed through mode to "don't care".