ID:16693 WYSIWYG RAM primitive "<name>" ports "<name>" and "<name>" cannot be connected at the same time when using coherent read mode.

CAUSE: In the current design, you have connected both clk1 and clk0 ports, which is not allowed for coherent read mode.

ACTION: Modify the design to ensure only clk0 port is connected.