ID:16692 WYSIWYG RAM primitive "<name>" port "<name>" in "<name>" is not allowed to be connected!

CAUSE: In the current design, you connect addressstall that is invalid in this operation.

ACTION: Modify the design by removing addresstall on port A and port B.