ID:14079 WYSIWYG MCELL primitive "<name>" register must use fpin fast input port if it is in register mode, DFF mode, and VCC mode

CAUSE: The specified WYSIWYG MCELL primitive is in register mode (that is, the OUTPUT_MODE parameter is set to REG), DFF mode (that is, the REGISTER_MODE parameter is set to DFF) and VCC mode (that is, the OPERATION_MODE parameter is set to VCC), but does not use the fpin fast input port. The fpin port must be used when the WYSIWYG primitive is in register mode, DFF mode, and VCC mode.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.