ID:14078 WYSIWYG primitive "<name>" clock port must be fed by input pin, and must not be fed by any logic gates

CAUSE: The specified WYSIWYG primitive uses a clock port that is fed by a logic gate. The clock port must be fed by an input pin and must not be fed by any logic gates.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.