ID:14042 WYSIWYG LCELL flipflop primitive "<name>" must use <name> port if it uses <name> port

CAUSE: The specified WYSIWYG LCELL flipflop primitive uses the aload port, but does not use the adatasdata port. The adatasdata port must be used if the aload port is used. Either the adatasdata port must be used or the aload port must be disconnected.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Intel Technical Support by creating a Service Request at