ID:14045 WYSIWYG LCELL flipflop primitive "<name>" must use <name> port or <name> port if <name> port is used

CAUSE: The specified WYSIWYG LCELL flipflop primitive uses the adatasdata port, but does not use the aload port or sload port. The aload port or the sload port must be used if the adatasdata port is used. Either the aload or sload port must be used, or the adatasdata port must be disconnected.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.