ID:11667 Input reference clock of <name> must originate from a clock pin

CAUSE: The input reference clock of the specified fractional PLL is not driven by a dedicated clock pin. As a result, the PLL would have inadequate jitter performance. The Fitter requires input reference clocks to be placed on clock pins.

ACTION: Assign the clock for the PLL to a dedicated clock pin.