ID:18842 The <port> port on clock gate <node> is connected to a constant. It must be driven by a real signal.

CAUSE: The design has connected one of the input ports on the Stratix 10 Style Clock Gate to a constant ie VCC or GND. This is not allowed.

ACTION: Connect the port mentioned in the error message to a real signal.