Flatten buses into individual nodes

Directs the EDA Netlist Writer to flatten all buses when creating VHDL Output File (.vho) Definition. Turn on this option if your EDA tool does not support buses. You can control individual bits in your simulation test-bench by flattening the buses in your netlist.