Architecture name in VHDL output netlist

Directs the EDA Netlist Writer to set the Architecture name in the VHDL simulation netlist with the name you type in the Setting box.