Format for output netlist

Allows you to select VHDL or Verilog HDL as the format for the netlist output of the active simulation or timing tool. Select VHDL to generate EDA Netlist Writer VHDL Output Files, and Verilog HDL to generate Verilog Output Files.