Enable D1 Fine Delay (I/O buffer to input register) logic option

A logic option that turns on fine delay resolution for the D1 delay cell. This is an advanced option; use this option only after compiling your project, checking I/O timing, and determining that timing is unsatisfactory. This option is ignored if it is applied to anything other than an input or bidirectional pin.