Perform Register Retiming for Performance logic option

Enables the movement of registers across combinational logic, allowing the Quartus^® Prime software to trade off the delay between timing-critical paths and non-critical paths, increasing circuit performance. Register retiming can be done during Quartus^® Prime integrated synthesis or during the Fitter stages of design compilation.