Merge TX PLL Driven by Registers with Same Clear logic option

A logic option that allows TX PLLs to merge if their reset inputs are driven by registers that have the same asynchronous clear input.

You can assign this option to a design entity. This option is available only for Stratix^® V devices..