Parent topic: altera_soft_core_jtag_io Intel FPGA IP

Output Ports

Port Name	Required	Description
tdo	Yes	JTAG test data out. This output is not tri-stated.

Parent topic: altera_soft_core_jtag_io Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.