lpm_bustri Altera IP

Parent topic: lpm_bustri Altera IP

Bidirectional Ports

Port Name	Required	Description	Comments
`tridata[]`	Yes	Bidirectional bus signal.	Bidirectional port `LPM_WIDTH` wide.

Parent topic: lpm_bustri Altera IP

Contact Altera | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Altera Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.