ID:16735 Verilog HDL warning at <location>: actual bit length <number> differs from formal bit length <number> for port "<string>"

CAUSE: The intantiated bit length for the port differs from the bit length declared in the module definition.

ACTION: No action is required. To remove the warning, intantiate the ports with signals that have the same bit length as the formal module definition.