ID:14496 Verilog HDL warning at <location>: can't infer memory for variable '<name>'. <string>.

CAUSE: The synthesis tool cannot infer the RAM or ROM.

ACTION: Modify your design to conform to the Intel FPGA templates for memory inference.