ID:150045 Created Verilog Instantiation Template File <name>

CAUSE: You directed the Quartus Prime software to generate the specified Verilog Instantiation Template File (.inc) from the current Block Design File (.bdf). The Quartus Prime software generated the file without errors.

ACTION: Click OK to close the message dialog box.