ID:13380 Verilog HDL error at <location>: parameter "<name>" depends on an uninitialized variable

CAUSE: In a Verilog Design File (.v) at the specified location, you specified a value for a module parameter that is not a constant expression; however, parameter values must be constant expressions.

ACTION: Edit the design so the values you assign to parameters are constant expressions.