ID:13336 Verilog HDL syntax error at <location>: invalid character '<character>' in UDP table
CAUSE: In a Verilog Design File (.v) at the specified location, you used a user-defined primitive (UDP) declaration; however, the UDP table contains one or more invalid characters.
ACTION: Make sure the UDP table contains no invalid characters.