ID:275072 Name "<name>" contains Verilog HDL keyword

CAUSE: You created a Verilog Design File (.v) from the current design file. However, the current design file contains a name that contains a Verilog HDL keyword. This can cause the Verilog Design File to not compile once it is generated.

ACTION: Change the name and create the HDL design file again.