ID:13149 EMIF/PHYLite systems sharing a PLL reference clock do not have identical <name> inputs for following io_aux atoms

CAUSE: EMIF/PHYLite systems sharing a reference clock must use identical signals for clock and reset inputs.

ACTION: Connect the clock/reset inputs of the io_aux to identical signals.