ID:195001 Top level entity "<name>" does not belong to a Verilog Design File or VHDL Design File

CAUSE: You directed the Quartus Prime software to generate an output file. However, the Quartus Prime software is unable to create the file.

ACTION: Make sure that the root entity is defined in a Verilog Design File (.v) or VHDL Design File (.vhd).