ID:16516 WYSIWYG RAM primitive "<name>" maximum width ratio for Port A data width A and Port B data width is 4!

CAUSE: You have specified an illegal mix port width ratio.

ACTION: Modify the design to ensure your width ratio for port A and port A is in between 0-4.