Verilog HDL Synthesis Support

Parent topic: Verilog HDL Synthesis Support

Section 11—Disable Statements

Section	Construct	Intel^® Quartus^® Prime Support
11	Disable Statements	Supported

Parent topic: Verilog HDL Synthesis Support

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.