Verilog HDL Synthesis Support

Parent topic: Verilog HDL Synthesis Support

Section 10—User Defined Tasks & Functions

Section	Construct	Intel^® Quartus^® Prime Support
10.2	Tasks	Supported
10.3	Functions	Supported only when variables in function are local to the function.

Parent topic: Verilog HDL Synthesis Support

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.