ID:13254 Unrecognized synthesis attribute "<name>" at <location>

CAUSE: In a Verilog Design File (.v) or VHDL Design File (.vhd), you attempted to create the specified synthesis attribute. However, Quartus Prime does not recognize this attribute. As a result, this setting is ignored.

ACTION: Check your synthesis attribute names.